

(19) World Intellectual Property  
Organization  
International Bureau




(43) International Publication Date  
19 February 2004 (19.02.2004)

PCT

(10) International Publication Number  
**WO 2004/015668 A1**

- (51) International Patent Classification<sup>7</sup>: **G09G 3/32**
- (21) International Application Number:  
PCT/IB2003/003204
- (22) International Filing Date: 22 July 2003 (22.07.2003)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:  
0218172.5 6 August 2002 (06.08.2002) GB
- (71) Applicant (for all designated States except US): **KONINKLIJKE PHILIPS ELECTRONICS N.V.** [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): **CHILDS, Mark, J.** [GB/GB]; c/o Philips Intellectual Property & Standards, Cross Oak Lane, Redhill, Surrey RH1 5HA (GB). **FISH, David, A.** [GB/GB]; c/o Philips Intellectual Property & Standards, Cross Oak Lane, Redhill, Surrey RH1 5HA (GB).
- (74) Agent: **WILLIAMSON, Paul, L.**; Philips Intellectual Property & Standards, Cross Oak Lane, Redhill, Surrey RH1 5HA (GB).
- (81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- Published:**  
— with international search report
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: ELECTROLUMINESCENT DISPLAY DEVICE TO DISPLAY LOW BRIGHTNESS UNIFORMLY



(57) Abstract: An electroluminescent (EL) display device has current-driven pixels and is operable in at least two phases within each frame period. In one phase, one of a first plurality (31) of analogue drive currents can be driven through EL display element. In another longer phase, one of a second plurality (33) of analogue drive currents is independently driven through the EL display element. This device combines a time ratio method with an analogue drive scheme. A shorter phase may provide the higher resolution (smaller) increments and one longer phase may provide lower resolution (larger) increments. Low brightness outputs can be achieved with a higher drive current, but over a short duration, which reduces non-uniformity in the pixel output.

WO 2004/015668 A1

## DESCRIPTION

## ELECTROLUMINESCENT DISPLAY DEVICE TO DISPLAY LOW BRIGHTNESS UNIFORMLY

5           The invention relates to electroluminescent display devices, for example using organic LED devices such as polymer LEDs.

          Matrix display devices employing electroluminescent, light-emitting, display elements are well known. The display elements may comprise organic  
10 thin film electroluminescent elements, for example using polymer materials, or else light emitting diodes (LEDs) using traditional III-V semiconductor compounds. Recent developments in organic electroluminescent materials, particularly polymer materials, have demonstrated their ability to be used practically for video display devices. These materials typically comprise one or  
15 more layers of a semiconducting conjugated polymer sandwiched between a pair of electrodes, one of which is transparent and the other of which is of a material suitable for injecting holes or electrons into the polymer layer. The polymer material can be fabricated using a CVD process, or simply by a spin coating technique using a solution of a soluble conjugated polymer. Ink-jet  
20 printing may also be used. Organic electroluminescent materials exhibit diode-like I-V properties, so that they are capable of providing both a display function and a switching function, and can therefore be used in passive type displays. Alternatively, these materials may be used for active matrix display devices, with each pixel comprising a display element and a switching device for  
25 controlling the current through the display element.

          Display devices of this type have current-addressed display elements. As a result, drive schemes used in the more mature technology of liquid crystal displays are typically not appropriate for electroluminescent displays. A conventional, analogue drive scheme for electroluminescent displays involves  
30 supplying a controllable current to the display element. It is known to provide a current source transistor as part of the pixel configuration, with the gate voltage supplied to the current source transistor determining the current

through the display element. A storage capacitor holds the gate voltage after the addressing phase. However, different transistor characteristics across the substrate give rise to different relationships between the gate voltage and the source-drain current, and artefacts in the displayed image result.

5        Particularly at low brightness levels, these displays suffer non-uniformity.

Digital drive schemes have also been proposed. In such schemes, the LED device is effectively driven to two possible voltage levels. This overcomes the non-uniformity problem, as the pixels are no longer driven to  
10    low brightness levels. This also reduces the power consumption in the pixel circuit, because a transistor is no longer required to operate in the linear region as a current source. Instead, all transistors can be fully on or fully off, which reduces power consumption. Such a drive scheme is less sensitive to transistor characteristic variations for the same reason. This approach only  
15    gives two possible pixel outputs. However, grey scale pixel outputs can be achieved by a number of methods.

In one approach, pixels can be grouped to form larger pixels. Pixels within the group can be addressed independently, so that a grey scale is produced which is a function of the number of pixels within the group activated.  
20    This is known as an area ratio method. A drawback of this approach is the reduced resolution of the display and the increased pixel complexity.

In an alternative approach, pixels can be turned on and off more quickly than the frame rate, so that a grey scale is implemented as function of the duty cycle with which the pixel is turned on. This is known as a time ratio method.  
25    For example, a frame period may be divided into sub-frame periods in the ratio 1:2:4 (giving 8 evenly spaced grey scale values). This increases the required driving capability (or else requires a reduction in the frame rate), and therefore increases the cost of the display.

30        According to a first aspect of the invention, there is provided an electroluminescent (EL) display device comprising an array of display pixels, each display pixel comprising an EL display element and a current source

circuit for driving a current through the EL display element in dependence on a data voltage, wherein the display device is operable in at least first and second phases within each frame period:

the first phase having a first duration and during which a first one of a  
5 first plurality of analogue drive currents can be driven through EL display element; and

the second phase having a second duration, different to the first duration, and during which a second one of a second plurality of analogue drive currents can be driven through EL display element, wherein the first and  
10 second ones of the plurality of analogue drive currents are independently selectable.

This device combines a time ratio method with an analogue drive scheme. During the different phases (two or more) the pixel may be driven to one of a number of analogue levels. Thus, one shorter phase may provide the  
15 higher resolution (smaller) increments and one longer phase may provide lower resolution (larger) increments. The combined output can then provide many more levels than the number of analogue drive levels. In turn, the lower brightness outputs can be achieved with a higher drive current, but over a short duration.

20 The plurality of analogue drive levels can comprises a number  $n$  of drive levels, and wherein the duration of one phase is approximately  $n$  times the duration of the other phase.

In one embodiment, the first plurality of analogue drive currents is the same as the second plurality of analogue drive currents. In each phase,  $n$   
25 levels (including zero) can then be combined to provide  $n^2$  analogue levels. For example 8 analogue levels (including zero) can be used to provide 6 bit (64 level) resolution. The lowest current drive level is then  $1/7$  of the highest current drive level.

In another embodiment, the first plurality of analogue drive currents  
30 comprises a first number  $n$  of drive current levels for providing the lowest  $n$  brightness levels (including zero), and the second plurality of analogue drive currents comprises a second number  $m$  of non-zero drive current levels for

providing the highest  $m$  brightness levels, where  $n+m$  is the total number of brightness levels. In this case, the shorter phase is used only for the first, lowest brightness levels. For the higher brightness levels, only the second phase is used. The number of levels  $m$  to which the pixel can be driven in the second phase is then higher than the number of levels  $n$  to which the pixel can be driven in the first phase. For example  $n$  can be 8 to provide the lowest 8 levels (0 to 7), and the 8th to 63rd levels can be provided by driving the pixels to one of 56 different levels in the second phase.

Each pixel can comprise a drive transistor, a storage capacitor for storing a gate voltage of the drive transistor and an address transistor for switching a data voltage to the gate of the drive transistor during an addressing phase. Thus, a conventional voltage addressed current source pixel can be used to implement the invention.

The display device of the invention may be used in a portable device, such as a mobile phone.

The invention also provides a method of driving an electroluminescent (EL) display device comprising an array of display pixels, each display pixel comprising an EL display element and a current source circuit for driving a current through the EL display voltage in dependence on a data voltage, the method comprising:

in a first phase having a first duration, driving a first one of a first plurality of analogue drive currents through EL display element; and

in a second phase having a second duration, different to the first duration, driving a second one of a second plurality of analogue drive currents through EL display element, wherein the first and second ones of the plurality of analogue drive currents are selected to provide a desired combined EL display element output.

Embodiments of display devices in accordance with the invention will now be described, by way of example, with reference to the accompanying drawings, in which:

Figure 1 shows the layout of a conventional EL display device;

Figure 2 is a simplified schematic diagram of a known pixel circuit for current-addressing an EL display pixel; and

Figure 3 shows the possible drive levels in different phases of the drive scheme of a first embodiment of the invention;

5        Figure 4 shows how the levels of Figure 3 are used to provide a display of the 6th brightness level;

Figure 5 shows how the levels of Figure 3 are used to provide a display of the 50th brightness level;

10       Figure 6 shows the possible drive levels in different phases of the drive scheme of a second embodiment of the invention;

Figure 7 shows how the levels of Figure 6 are used to provide a display of the 6th brightness level;

Figure 8 shows how the levels of Figure 3 are used to provide a display of the 50th brightness level; and

15       Figure 9 shows a mobile telephone 40 incorporating a display 42 of the invention.

Referring to Figure 1, an active matrix addressed electroluminescent display device comprises a panel having a row and column matrix array of regularly-spaced pixels, denoted by the blocks 1 and comprising electroluminescent display elements 2 together with associated switching means, located at the intersections between crossing sets of row (selection) and column (data) address conductors 4 and 6. Only a few pixels are shown in the Figure for simplicity. In practice there may be several hundred rows and columns of pixels. The pixels 1 are addressed via the sets of row and column address conductors by a peripheral drive circuit comprising a row, scanning, driver circuit 8 and a column, data, driver circuit 9 connected to the ends of the respective sets of conductors.

25       The electroluminescent display element 2 comprises an organic light emitting diode, represented here as a diode element (LED) and comprising a pair of electrodes between which one or more active layers of organic electroluminescent material is sandwiched. The display elements of the array

are carried together with the associated active matrix circuitry on one side of an insulating support. Either the cathodes or the anodes of the display elements are formed of transparent conductive material. The support is of transparent material such as glass and the electrodes of the display elements  
5 2 closest to the substrate may consist of a transparent conductive material such as ITO so that light generated by the electroluminescent layer is transmitted through these electrodes and the support so as to be visible to a viewer at the other side of the support. Typically, the thickness of the organic electroluminescent material layer is between 100 nm and 200nm. Typical  
10 examples of suitable organic electroluminescent materials which can be used for the elements 2 are known and described in EP-A-0 717446. Conjugated polymer materials as described in WO96/36959 can also be used.

Figure 2 shows in simplified schematic form a known pixel and drive circuitry arrangement. Each pixel 1 comprises the EL display element 2 and  
15 associated driver circuitry. The driver circuitry has an address transistor 16 which is turned on by a row address pulse on the row conductor 4. When the address transistor 16 is turned on, a voltage on the column conductor 6 can pass to the remainder of the pixel. In particular, the address transistor 16 supplies the column conductor voltage to a current source 20, which  
20 comprises a drive transistor 22 and a storage capacitor 24. The column voltage is provided to the gate of the drive transistor 22, and the gate is held at this voltage by the storage capacitor 24 even after the row address pulse has ended.

The drive transistor 22 is a PMOS device, and the circuit is formed  
25 using low temperature polysilicon (LTPS). The transistor characteristics of LTPS transistors are non-uniform, and the effect of this non-uniformity is to make the current source operation of the pixel circuit non-uniform. As the brightness of the LED is dependent on the current, the display is non-uniform in brightness.

30 There are proposals to use current addressed pixels, in which the pixel circuit includes a current mirror circuit for sampling a drive current. However,

this increases the pixel complexity, and it can be preferable to resolve the uniformity problem whilst retaining voltage addressed pixels.

These voltage addressed pixels tend to be non-uniform at low pixel currents but tend to be acceptable at higher current.

5       The invention provides a drive scheme by which the pixel is driven only at high currents, but which maintains a large number of analogue drive levels, for example meeting the 6 bit per pixel standard.

Figure 3 shows the possible drive levels in a first drive scheme of the invention. The frame period is divided into two phases 30,32. This requires all  
10       pixels to be addressed twice within each frame. For example, all pixels can be addressed once, row by row at the beginning of the first phase 30, the full pixel array then needs to be addressed in time for the beginning of the second phase 32, when all pixels are re-addressed in the same row by row order.

This may impose a shorter available row address period, but this may  
15       not be a problem for small displays (having less rows) for example for portable products, or where the frame rate can be lower, again for example for portable equipment.

The first phase 30 has a relatively short duration, and one of 8 analogue drive current levels 31 can be driven through EL display element (including  
20       zero) in this phase. As a result of the short duration, these 8 levels provide the 8 lowest brightness levels (i.e. levels 0 to 7).

The second phase 32 has a relative long duration, in particular 8 times longer than the duration of the first phase. In the example of Figure 3, the same 8 analogue drive current levels 33 can be driven through EL display  
25       element, so that the second phase 32 provides brightness levels 0, 8, 16, 24, 32, 40, 48 and 56. The levels for the first and second phases are independently selectable, so that addition of the brightness outputs from the two phases enables all 64 levels to be achieved.

Figure 4 shows how the levels of Figure 3 are used to provide a display  
30       of the 6th brightness level. In this case, the pixel is driven to the 6th level in the first phase and is off in the second phase.



Figure 5 shows how the levels of Figure 3 are used to provide a display of the 50th brightness level. In this case, the pixel is driven to the 2nd level in the first phase and is driven to the 6th level in the second phase.

Figure 6 shows the possible drive levels in different phases for a second  
5 this drive scheme of the invention. In this embodiment, the levels 31 to which pixels are driven in the first phase 30 provide the lowest n brightness levels, but the second phase 32 uses a different greater number of drive current levels 34 for providing (alone) the remaining brightness levels.

For example, the first phase can again have 8 levels to provide the  
10 lowest 8 levels (including zero), and the 8th to 63rd levels can be provided by driving the pixels to one of 56 different levels 34 in the second phase. For this purpose, the second phase is again 8 times longer than the first phase. To provide the highest level (63), the peak drive current in the second phase is higher as shown in Figure 6, so that the average current is equal to the peak  
15 drive current in the first phase 30 despite the first phase being turned off. The peak current in the second phase (using a normalised scale) needs to be  $63/8$  (7.875).

Figure 7 shows how the levels of Figure 6 are used to provide a display of the 6th brightness level. This is achieved using only the first phase 30.  
20 Figure 8 shows how the levels of Figure 3 are used to provide a display of the 50th brightness level. In this case, only the second phase is used, and is driven to a level of  $50/8$ .

As mentioned above, the display device of the invention may be used in a portable device, such as a mobile phone. Figure 9 shows a mobile  
25 telephone 40 incorporating a display 42 of the invention.

The pixel circuits described above are only examples of possible pixel structures which can be improved by the invention. In particular, any pixel design for providing a fixed voltage to the EL display element can be improved using the teaching of the invention in order to increase the minimum drive  
30 current. This may be accompanied by a reduction in the number of drive levels, or this may not be desired. The required driver circuits for providing the closely spaced voltage drive levels are readily available.

Specific examples have been given above with two phases, and with 7 voltage levels in the first phase. However, there may be more than two phases, scaling in duration in an exponential manner (for example 1:4:16 ... or 1:3:9...).  
5 In such cases, the number of levels scales accordingly. The further the number of levels is reduced in the first phase, the smaller the difference between the highest and lowest drive current, thereby reducing the non-uniformity effect. However, an essentially analogue drive scheme is maintained so that multiple level (for example 6 bit) resolution is easily  
10 obtained. In the examples above, the lowest drive current is  $1/7$  (Figure 3) and  $1/7.875$  (Figure 6) of the peak drive current.

From reading the present disclosure, other modifications will be apparent to persons skilled in the art. Such modifications may involve other features which are already known in the field of matrix electroluminescent displays and  
15 component parts thereof and which may be used instead of or in addition to features already described herein.

## CLAIMS

1. An electroluminescent (EL) display device comprising an array of display pixels (1), each display pixel comprising an EL display element (2) and  
5 a current source circuit (20) for driving a current through the EL display element in dependence on a data voltage, wherein the display device is operable in at least first and second phases (30,32) within each frame period:  
the first phase (30) having a first duration and during which a first one of  
a first plurality (31) of analogue drive currents can be driven through the EL  
10 display element; and  
the second phase (32) having a second duration, different to the first duration, and during which a second one of a second plurality (33) of analogue drive currents can be driven through EL display element, wherein the first and  
second ones of the respective pluralities of analogue drive currents are  
15 independently selectable.
2. A device as claimed in claim 1, wherein the first plurality of analogue drive currents comprises a number  $n$  of drive current levels including zero, and  
wherein the duration of one phase is approximately  $n$  times the duration of the  
20 other phase.
3. A device as claimed in claim 2, wherein  $n$  is 8.
4. A device as claimed in any preceding claim, wherein the first plurality  
25 (31) of analogue drive currents is the same as the second plurality (33) of analogue drive currents.
5. A device as claimed in any one of claims 1 to 3, wherein the first  
plurality (31) of analogue drive currents comprises a first number  $n$  of drive  
current levels for providing the lowest  $n$  non-zero brightness levels, and the  
30 second plurality of analogue drive currents comprises a second number  $m$  of

non-zero drive current levels (34) for providing the highest m brightness levels, where  $n+m$  is the total number of brightness levels.

5 6. A device as claimed in any preceding claim, wherein each pixel comprises a drive transistor (22), a storage capacitor (24) for storing a gate voltage of the drive transistor (22) and an address transistor (16) for switching a data voltage to the gate of the drive transistor (22) during an addressing phase.

10 7. A portable electronic device (40) comprising a display device as claimed in any preceding claim.

8. A method of driving an electroluminescent (EL) display device comprising an array of display pixels, each display pixel comprising an EL display element (2) and a current source circuit (20) for driving a current through the EL display voltage in dependence on a data voltage, the method comprising:

in a first phase (30) having a first duration, driving a first one of a first plurality (31) of analogue drive currents through EL display element; and  
20 in a second phase (32) having a second duration, different to the first duration, driving a second one of a second plurality (33) of analogue drive currents through EL display element, wherein the first and second ones of the plurality of analogue drive currents are selected to provide a desired combined EL display element output.

25 9. A method as claimed in claim 8, wherein the plurality of analogue drive levels comprises a number n of drive levels, and wherein the duration of one phase is approximately n times the duration of the other phase.

30 10. A method as claimed in claim 9, wherein n is 8.

11. A method as claimed in any one of claims 8 to 10, wherein the first plurality (31) of analogue drive currents is the same as the second plurality (33) of analogue drive currents.

5 12. A method as claimed in any one of claims 8 to 10, wherein the first plurality (31) of analogue drive currents comprises a first number  $n$  of non-zero drive current levels for providing the lowest  $n$  brightness levels excluding zero, and the second plurality of analogue drive currents comprises a second number  $m$  of non-zero drive current levels (34) for providing the highest  $m$   
10 brightness levels, where  $n+m$  is the total number of non-zero brightness levels.

1/5




FIG. 1




FIG. 2




FIG.3




FIG.4

3/5




FIG.5




FIG.6



4/5




FIG. 7




FIG. 8

5/5




FIG.9

## INTERNATIONAL SEARCH REPORT

International Application No

PCT/JP 03/03204

## A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 609G3/32

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 609G

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the International search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ, INSPEC, COMPENDEX

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	EP 0 717 446 A (EASTMAN KODAK CO) 19 June 1996 (1996-06-19) page 5, line 9 - line 14; figure 1	1-12
Y	US 6 094 243 A (YASUNISHI NORIO) 25 July 2000 (2000-07-25) column 14, line 16 - column 16, line 35; figure 4; table 1 column 2, line 43 - line 49 column 2, line 53 - line 58 column 2, line 66 - column 3, line 5	1-12

☐ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

## \* Special categories of cited documents:

\*A\* document defining the general state of the art which is not considered to be of particular relevance

\*E\* earlier document but published on or after the international filing date

\*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

\*O\* document referring to an oral disclosure, use, exhibition or other means

\*P\* document published prior to the international filing date but later than the priority date claimed

\*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

\*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

\*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

\*&amp;\* document member of the same patent family

Date of the actual completion of the international search

3 November 2003

Date of mailing of the international search report

12/11/2003

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Gundlach, H

# INTERNATIONAL SEARCH REPORT

Internat Application No  
PCT/JP 03/03204

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
EP 0717446	A	19-06-1996	US 5684365 A	04-11-1997
			EP 0717446 A2	19-06-1996
			JP 8234683 A	13-09-1996
US 6094243	A	25-07-2000	JP 9319342 A	12-12-1997
			KR 246150 B1	15-03-2000
			US 6229583 B1	08-05-2001